Nokia 2 x I in Debug - aber nicht flashbar (Ladeschleife)

Wie blitze ich ein Bild - Permanent Outgoing Incomes
ViereckigeAugen
Interessierter
Interessierter
Beiträge: 48
Registriert: Montag 17. Dezember 2001, 00:00

Nokia 2 x I in Debug - aber nicht flashbar (Ladeschleife)

Beitrag von ViereckigeAugen »

:-? :-? Hmm, habe hier ne Box von nem Bekannten, die mit BN schon in einer Ladeschleife hing - habe mit minflsh den Debug enabled - soweit ok.
Aber jetzt lläßt die Box sich nicht flashen, sie startet immer wieder neu :o Hier mal ein Log:

ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: #NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR
: 00000000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 0000002E 000004C7 0000053F 00000004
GPR08: 0000000C 00000018 FF002838 FF002820 35343499 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000010 00000000 20004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###

debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR:
00130000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 00000050 00000045 0000053F 00000026
GPR08: 00000004 00000008 FF002828 FF002820 35343439 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000010 00000000 80004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###
debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000



Und immer wieder so weiter ... :( :( :(
Jemand ne Idee??

Schonmal Danke :D
masite
Erleuchteter
Erleuchteter
Beiträge: 649
Registriert: Donnerstag 7. März 2002, 21:11

Beitrag von masite »

1. Box aus.
2. Bootmanager zum Flashen einstellen und Start drücken
3. An der Box die Taste nach oben festhalten
4. Mit gedrückter Taste die Box einschalten
5. Wenn der erste Balken zu sehen ist, kannst Du die Taste loslassen.
6. Warten bis im Com Terminal der Cursor auf eine Eingabe wartet.
7. "boot net" eingeben und Enter

Und?
CU - Bis dann Martin
Nokia SAT 2xI / Sagem Kabel 2xA (schwarz)
ViereckigeAugen
Interessierter
Interessierter
Beiträge: 48
Registriert: Montag 17. Dezember 2001, 00:00

Beitrag von ViereckigeAugen »

Danke erstmal für die schnelle Antwort - leider unverändert: Log:

debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
debug: &_text 0x10000, &_etext 0x26160, &_data 0x26160, &_edata 0x29c50
debug: &_end 0x347dc, &__stack 0x400000
debug: Memory tests (0x400000 -- 0x1000000)
debug: NumberTest: debug: passed
debug: MarchTest: debug: passed
debug: PermTest: debug: passed
debug: Extension Memory tests (0x1000000 -- 0x2000000)
debug: NumberTest: debug: passed
debug: MarchTest: debug: passed
debug: PermTest: debug: passed
dbox2:root> boot net
debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR:
00000000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 00000050 00000045 000005B2 00000026
GPR08: 00000004 00000008 FF002828 FF002820 35343439 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000000 00000000 20004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###
debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 68 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: #NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR
: 00000000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 0000002E 00000465 00000594 00000004
GPR08: 00000008 00000010 FF002830 FF002820 35343499 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000000 00000000 80004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###
debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR:
00000000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 00000050 00000045 0000053F 00000026
GPR08: 00000008 00000010 FF002830 FF002820 35343439 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000000 00000000 80004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###
debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
TFTP from server 192.168.100.100; our IP address is 192.168.100.101
Filename 'C/PROGRAMME/tftpboot/logo-lcd'.
Load address: 0x130000
Loading: #NIP: 01FD2EC0 XER: 80006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR
: 00130000
MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 0000002E 00000469 0000053F 00000004
GPR08: 0000000C 00000018 FF002838 FF002820 35343499 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000000 00000000 80004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###

debug: DDF: Calibrating delay loop... debug: DDF: 67.79 BogoMIPS
debug: WATCHDOG RESET
debug: BMon V1.0 mID 01
debug: feID dd gtxID 0b
debug: fpID 5a dsID 01-40.30.cb.05.00.00-54
debug: HWrev X5 SWrev 0.81
debug: B/Ex/Fl(MB) 16/16/08
WATCHDOG reset enabled
dbox2:root> debug:
BOOTP/TFTP bootstrap loader (v0.3)
debug:
debug: Transmitting BOOTP request via broadcast
debug: Got BOOTP reply from Server IP 192.168.100.100, My IP 192.168.100.101
debug: Sending TFTP-request for file C/PROGRAMME/DBOXBOOT/ppcboot_writeflash
will verify ELF image, start= 0x800000, size= 201596
verify sig: 262
boot net: boot file has no valid signature
Branching to 0x40000


ppcboot 0.6.4 (Apr 11 2002 - 16:10:44)

Initializing...
CPU: PPC823ZTnnA at 67 MHz: 2 kB I-Cache 1 kB D-Cache
*** Warning: CPU Core has Silicon Bugs -- Check the Errata ***
Board: ### No HW ID - assuming TQM8xxL
DRAM: (faked) 32 MB
Ethernet: 00-50-9c-11-b1-b6
FLASH: 8 MB
LCD driver (KS0713) initialized
BOOTP broadcast 1
NIP: 01FD2EC0 XER: A0006C7F LR: 01FD2EC0 REGS: 01f9fa28 TRAP: 1000 DAR: 80006C7F

MSR: 00009002 EE: 1 PR: 0 FP: 0 ME: 1 IR/DR: 00

GPR00: 01FD2EC0 01F9FB18 00000000 FFFFFFFF 01FD40F8 01FE8379 00000044 0000012C
GPR08: 00000000 00000000 FF002820 FF002820 35343495 00031B58 01FE7100 01F80000
GPR16: 00100000 00000000 00000000 00000000 80004000 00000001 00000000 00002580
GPR24: 01FDEB8C 01F9FFC0 01FDEB94 00130000 01F80000 00000000 01FE778C 01FE0F64
Call backtrace:
01FD2EC0 01FD66C0 01FCC5B4 01FC23B0
Software Emulation Exception
### ERROR ### Please RESET the board ###

debug: DDF: Calibrating delay loop...


Waran kann es bloß liegen??? :( :( :(